Abstract-The electrical conduction in the amorphous state of the phase change material is through the localized states. The density of these trap states or the trap spacing plays a major role in determining the characteristics of the PCM cell in the subthreshold region. In this work, we have developed a method to extract the trap spacing in the amorphous material directly from the I-V characteristics rather than the conventional method of curve fitting. Further the dependence of the trap spacing on the amorphous thickness and reset voltage is discussed. Preliminary results on the 1/f noise measurements are also reported.
INTRODUCTION
Phase change memory (PCM) is a promising candidate for next generation non-volatile memory technology because of its good endurance, faster write speed, long retention and scalability [1] [2] . Significant progress has been made in the last decade in terms of scaling the device dimension to achieve lower programming currents [2] . However, further progress must been made in terms of understanding the physical mechanism of conduction or threshold switching. It is important to understand this because of the need to design better device structures for future scaled technologies and to find ways to control the problems such as reset resistance drift and variability in threshold voltage. Understanding the physical mechanisms would also help build better models to enable circuit simulations of larger PCM systems. The existing compact models are not physics-based and oversimplify the switching characteristics [3] [4] . In order to understand the physics behind the PCM operation, the fundamental device parameters should be measured directly and models using those directly measured parameters should be developed. In this work, we develop a method to directly measure one of the key physical parameters namely, the inter-trap spacing. The spacing between the localized states play an important role in explaining the conduction based on the trap-limited transport or the Poole-Frenkel hopping model [5] , which is currently the widely used model that can explain most of the observed device characteristics. The details of this model are explained in the following section.
A. Trap-limited Transport Model
According to the model proposed in [5] the conduction in the amorphous state is due to the hopping of the electrons from one trap to the other assisted by the electric field, commonly referred as Poole-Frenkel mechanism. When a voltage is applied, the potential barrier to be overcome is decreased in the direction parallel to the electrostatic force as shown in Assuming a Maxwell-Boltzmann energy distribution of electrons in the trap, the emission probability depends exponentially on the barrier height, and the current in the direction of the electrostatic force can be written as
kT (1) where Δφ(0) is the potential barrier with no applied field, Δz is the distance between two traps and u a is the thickness of the amorphous region. From the I-V characteristics of the device we can extract the normalized trap spacing Δz /u a by measuring the sub-threshold slope in the exponential region given by
Since the thickness of the amorphous region, u a , is generally not known, the trap spacing is either assumed to be 3-5nm [5] or is calculated by fitting the I-V curve [6] . In this work, we have used a PCM cell with an Additional Top Electrode (ATE) [7] for measuring the inter-trap spacing directly from the I-V characteristics.
II. PROPOSED MEASUREMENT METHOD

A. PCM cell with Additional Top Electrode
The main challenge in measuring the inter-trap spacing is that we do not know the exact thickness of the amorphous region during the reset state. The only way one could find this is by looking at a TEM cross-section of the programmed device, which is not practical since the device is damaged during sample preparation. In the structure that was proposed in [7] , a thin, electrically floating, metal (tungsten) layer called the Additional Top Electrode (ATE) is buried inside the phase change layer as shown in Fig 2. This ATE layer confines the amorphous region to a well-defined thickness when the cell is programmed in the reset state. The total thickness of the phase change layer (GST1 + GST2) is kept constant (100 nm) so as not to change the thermal environment of the PCM cell while programming. The amorphous region also extends on top of the ATE layer. However when you read the cell, the current flows through the heater, the confined GST amorphous layer of thickness 'x' nm, laterally through the ATE layer (as the amorphous GST on top is highly resistive) and then through the crystalline GST region on top. The current path is marked by yellow arrows in the Fig 2) . By varying the height of the ATE layer from the heater-GST interface, we can achieve amorphous regions of varying thicknesses. A detailed analysis on the device thermal and electrical characteristics is discussed in [7] . Here we use this structure to extract the trap spacing for varying amorphous thicknesses. 
B. Measurement Setup and Device Programming
The ATE devices are programmed by applying a reset pulse of width 50ns between the top electrode (TiN) and the bottom electrode (W). The amplitude of the reset pulse is increased continuously and the programmed resistance is measured after each pulse. When the measured resistance reaches a saturation value, then the device is said to be completely programmed or in other words, the region below the ATE layer is completely amorphized. In fact the resistance starts decreasing after a certain point. The reason for this would be discussed in the later section. Fig 3 shows the saturation of the reset resistance for ATE devices of different thicknesses. The resistance saturation occurs for nearly the same reset voltage for all ATE thicknesses, as the thermal environment of the device is maintained the same. The reset resistance increases with the increasing amorphous thickness and shows a linear trend as shown in Fig 4. The average resistivity of the amorphous GST is extracted to be about 100 Ohm-cm which matches with that of the earlier reported values [8] further suggesting that indeed the entire volume of GST below the ATE is amorphized. We also confirmed this by measuring the saturation of the threshold voltage of the device as the reset voltage increased. 
C. Extraction of Trap Spacing
After programming the device to the maximum reset state, the sub-threshold slope is extracted from the exponential region of the I-V characteristics. The sub-threshold I-V characteristics for the fully programmed ATE devices are shown in Fig 5 . By using Equation (2) we can then directly find the inter-trap spacing for all the ATE devices, as the amorphous thickness is well defined. Fig  6 shows the measured average trap spacing for the ATE devices of different thicknesses. The average trap spacing decreases with decrease in the amorphous thickness. This is a newly observed phenomenon, as the trap spacing is generally considered to be constant, independent of the amorphous thickness in the models proposed so far [5] [6] . Hence this change in the trap spacing has to be accounted for while modeling I-V characteristics of the intermediate states of the standard PCM cell. The physical origin of this decrease in the trap spacing is currently under investigation. When the ATE devices are programmed at higher voltages even after reaching the maximum reset resistance, the cell resistance starts to decrease as observed in Fig 3 for voltages greater than 6.5V. The sub-threshold slope of the ATE devices was measured at these lower resistance levels from which the inter trap-spacing was extracted. It was found that the trapspacing decreases with increasing reset voltages as shown in (Fig 7) . In other words the trap density increases. This increase in the trap density is the cause for the decrease in the device resistance as higher trap density causes the barrier height to decrease and hence more electrons can hop through the localized states. This increase in trap density at higher voltages is probably because the higher temperatures in the molten GST facilitate the generation of a large number of traps when the phase change material quenches, than for the normal reset condition. This again invalidates the assumption of constant trap spacing for various reset voltages.
D. 1/f Noise Measurements
In order to further investigate the dependence of the trap states on the properties of the PCM, 1/f noise measurements were performed on the ATE devices. It is proposed that 1/f noise is caused by the random fluctuations of the atoms or clusters of atoms inside the amorphous GST [9] . These atomic fluctuations cause the mean trap energy of the different localized states to fluctuate thereby causing a change in the number of available carriers resulting in the current fluctuations. Measuring the power spectral density of the current noise in the ATE devices would give us further details on the nature and number of traps present in the amorphous material. The details of the noise measurement setup are explained in [10] . The PCM cell with ATE of 40nm was programmed to its fully reset state. The 1/f noise was then measured at various bias values of the sub-threshold region. The power spectral density of the current noise for various bias values is shown in Fig 8. It can be clearly seen that the noise spectral density follows a 1/f trend in the low frequency regime. Also the spectral density is exponentially dependent on the bias voltage showing that the 1/f noise is an indicator of the current generation process in the amorphous material which in this case is believed to follow Poole-Frenkel mechanism. The 1/f noise measurement was then performed on the ATE devices of different thicknesses. The normalized spectral density of current noise for the different amorphous thicknesses are plotted in Fig 9. We can see that the noise increases for smaller amorphous thicknesses. This can be explained by the smaller trap spacing or increase in the trap density for the smaller thicknesses that was observed earlier (Fig 6) . A larger trap density corresponds to more number of traps involved in the noise generation process. Furthermore, the noise in a single percolation path is higher for smaller thicknesses due to the smaller number of hoppings. The trap density and the number of hoppings per percolation path for various thicknesses are shown in Table 1 . This shows that the PCM noise would be a major concern as we scale the device dimensions. Figure 9 . Normalized noise spectral density for ATE devices of different thicknesses. Table I . The average number of hoppings per percolation path and the trap density determines the total noise in the amorphous material. Both of them scales with the amorphous thickness.
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III. CONCLUSION
The trap spacing measurement method and the 1/f noise measurement method have shown the important role that trap states play in the conduction mechanism of amorphous phase change materials. In this work we have developed a method of extracting the trap spacing of the localized states directly by using an Additional Top Electrode PCM cell. This trap spacing measurements were then correlated with the measured 1/f noise data to show that the noise increases with amorphous thickness scaling due to the decrease in the trap spacing. This knowledge of the trap spacing dependence with respect to scaling the amorphous thickness and the reset voltage can be used to accurately model the electrical conduction in the intermediate states of a conventional phase change memory cell.
